

Robust In-Memory Computing with Hyperdimensional Stochastic Representation

Prathyush Poduval*, Mariam Issa†, Farhad Imani*, Cheng Zhuo††, Xunzhao Yin††, Hassan Najafi‡, Mohsen Imani†

*Indian Institute of Science, *University of Connecticut, ††Zhejiang University, ‡University of Louisiana
†University of California Irvine

Corresponding Author: m.imani@uci.edu

Abstract—Brain-inspired HyperDimensional Computing (HDC) is an alternative computation model working based on the observation that the human brain operates on high-dimensional representations of data. Existing HDC solutions rely on expensive pre-processing algorithms for feature extraction. In this paper, we propose StochHD, a novel end-to-end hyperdimensional system that supports accurate, efficient, and robust learning over raw data. StochHD expands HDC functionality to the computing area by mathematically defining stochastic arithmetic over HDC hypervectors. StochHD enables an entire learning application (including feature extractor) to process using HDC data representation, enabling uniform, efficient, robust, and highly parallel computation. We also propose a novel fully digital and scalable Processing In-Memory (PIM) architecture that exploits the HDC memory-centric nature to support extensively parallel computation.

I. INTRODUCTION

HyperDimensional Computing (HDC) is introduced as a computational model towards high-efficiency and noise-tolerant computation [1]. HDC is motivated by the observation that the human brain operates on high-dimensional data representations. In HDC, objects are thereby encoded with high-dimensional vectors, called *hypervectors*, which have thousands of elements [2]–[6]. It mimics several important functionalities of the human memory model with vector operations, which are computationally tractable and mathematically rigorous in describing human cognition [3], [7].

Although HDC is significantly powerful in reasoning and association of the abstract information, it is weak on features extraction from complex data such as image/video data. This forces HDC algorithms to rely on the pre-processing step to extract useful information from raw data. For an example of image data, HDC solutions rely on signal extracted from popular feature extractor algorithms, such as convolution and histogram of gradient (HOG) [8]. These pre-processing algorithms are not compatible with the HDC learning model, thus need to be processed over traditional data representation. The existing HDC primitives are abstract and approximate, thus cannot support the high precision arithmetic.

Running pre-processing algorithms on traditional data representation provides the following challenges: (i) significant computation cost that dominates the entire learning efficiency, (ii) non-uniform data processing as feature extractors require different hardware optimizations, precision, and data repre-

sentation, (iii) a low computational robustness coming from non-holographic data representation, making the entire system vulnerable to error, and (iv) the necessity of using expensive data encoding to map extracted features into high-dimensional space. To address these issues, we propose StochHD, a novel end-to-end hyperdimensional learning system operating accurate, efficient, and robust learning over raw generated data. The main contributions are listed below:

- This is the first effort that fundamentally defines stochastic arithmetic over hyperdimensional vectors, enabling highly accurate, efficient, and robust computation. Unlike all prior methods that rely on the expensive pre-processing step, StochHD enables an entire learning application (including feature extractor) to process using HDC data representation, enabling uniform, efficient, robust, and parallel computation.
- Our solution mathematically defines stochastic arithmetic over HDC vectors, including weighted addition, subtraction, multiplication, division, and comparisons. We exploit these arithmetic to revisit the pre-processing algorithms to run using uniform HDC data representation without paying the cost of decoding data back to the original space.
- We propose a novel processing in-memory architecture that exploits inherent parallelism and the memory-centric nature of HDC. Our PIM architecture exploits the switching characteristics of non-volatile memory to support tensor-based computation over hypervector internally in memory.

We evaluate StochHD efficiency over a wide range of learning algorithms. Our evaluation shows that StochHD provides, on average, $3.3\times$ and $6.4\times$ ($52.3\times$ and $143.5\times$) faster and higher energy efficiency as compared to state-of-the-art HDC algorithm running on PIM (NVIDIA GTX 1080 GPU). In addition, as compared to state-of-the-art HDC solutions, StochHD provides $16\times$ higher robustness to possible noise.

II. BACKGROUND AND RELATED WORK

Hyperdimensional computing (HDC): is a computational model developed based on the observation that the human brain operates on high-dimensional data [1]. The fundamental units of computation in HDC are “hypervectors”, which are constructed using an encoding procedure [9]–[12]. Although HDC is significantly powerful in reasoning and association of the abstract information, it is weak in features extraction from complex data, e.g., image/video. As a result, most existing HDC solutions are operating over costly pre-processed




Fig. 1: StochHD framework, an end-to-end HDC learning from raw data along with processing in-memory acceleration

data [2], [13], [14]. This pre-processing often takes a large portion of the total learning cost.

Stochastic computing (SC): represents numbers in terms of probabilities in long independent bit-streams [15], [16]. SC supports various encoding modules to map binary data to stochastic representation [15]. Arithmetic operations in this representation involve simple logic operations on uncorrelated and independently generated input bit-streams. SC uses a binary sequence to represent real numbers between 0 and 1 via the proportion of 1 bits in the sequence. Arithmetic operations are done using bitwise operations [17], [18].

Although both SC and HDC use similar redundant high-dimensional representation, their goals and strengths are complementary. (i) *Representation* The SC defines operations over vectors that their percentage of 1s determines their value. While HDC works based on a pattern of neural activity in high-dimensional space, where vectors have roughly equal numbers of 0s and 1s. (ii) *Application:* SC is capable of performing efficient and highly parallel arithmetic operations, enable us to accelerate feature extractor and signal processing applications. In contrast, HDC is a highly approximate cognitive and learning model [19]–[22]. This paper is the first effort to fundamentally define SC operations over HDC space, expanding HDC functionality to the computing domain. Our solution enables HDC to process both pre-processing and learning steps, enabling efficient and robust system.

III. StochHD FRAMEWORK OVERVIEW

Figure 1 shows an overview of the StochHD framework consisting of HDC learning and computing solutions. As Figure 1A shows, the existing HDC learning solutions operate over pre-processed data. The pre-processing step is a costly feature extractor performing over original data. HDC implements efficient and robust learning after maps the extracted features into high-dimensional space. In this paper, we propose a novel solution that expands HDC functionality to the computing area, defining stochastic arithmetic operations over HDC vectors (B). Our framework translates all data points to hyperdimensional space, enabling both feature extraction and learning to perform using uniform data representation. For example, for image data convolution or Histogram of Gradient

(HOG) are commonly used feature extractors. StochHD exploits HDC arithmetic to revisit the feature extractor algorithm to high-dimensional space. As Figure 1C shows, StochHD framework provides: (1) an end-to-end learning solution that enables fully HDC learning over raw data, (2) high computational robustness, as the entire application (including feature extractor) can benefit from the holographic data representation, and (3) significant efficiency as HDC revisits the complex feature extraction with parallel bitwise operations.

HDC has a memory-centric architecture with primitives hardware friendly operations and extensive parallelism [23]. These features make HDC idea for in-memory acceleration. We propose a novel processing in-memory platform that supports all StochHD operations directly over digital data stored in the memory. This eliminates the data movement issue between memory and computing unit, which dominates the entire StochHD energy. In Section V, we show how our PIM platform can accelerate the entire HDC application, from feature extraction to the learning process (D).

IV. StochHD STOCHASTIC PRIMITIVES

A. HDC Supported Operations

HDC encoding works based on a set of defined primitives [1]. Our goal is to exploit the same primitives to define SC-based arithmetic operations over HDC vectors. HDC is an algebraic structure; it uses search along with several key operations (and their inverses): *Bundling* (+) that acts as memorization during hypervector addition, *Binding* (*) that associates multiple hypervectors, and *Permutation* (ρ) which preserves the position by performing a single rotational shift. In HDC, the hypervectors are compositional – they enable computation in superposition, unlike standard neural representations. These HDC operations allow us to reason about and search through input data that satisfy prespecified constraints. To support arithmetic operation, StochHD requires the following HDC operations:

HDC Hypervector Generation: We generate a random hypervector with elements ± 1 such that +1 appears with probability p . This will allow us to construct HDC representations of arbitrary numbers via a D dimensional vector. In our HDC system, information is stored with components ± 1 . We fix a

random HDC vector \vec{V}_1 to be a Basis vector. A random HDC vector \vec{V}_h ($h \in [-1, 1]$) is said to represent the number h if $\delta(\vec{V}_h, \vec{V}_1) = h$. This is consistent with our notation for \vec{V}_1 which means that \vec{V}_1 represents the number 1. Note that based on our representation, $\vec{V}_{-a} = -\vec{V}_a$.

Probabilistic Merging: Given n numbers $\{a_1, a_2, \dots, a_n\}$ and their corresponding probability values, $\{p_1, p_2, \dots, p_{n-1}\} \in [0, 1]$, where p_n is defined by $\sum_{i=1}^n p_i = 1$, the probabilistic merging chooses the number a_i with probability p_i . This operation can be extended to operate n hypervectors, where we select each dimension of merged hypervector by probabilistic merging of n elements located in the same dimension of given input hypervectors.

Similarity Measurement: Between two HD vectors \vec{V}_1 and \vec{V}_2 , the similarity defines as $\delta(\vec{V}_1, \vec{V}_2) = \frac{\vec{V}_1 \cdot \vec{V}_2}{D}$ where D is the number of dimensions and (\cdot) is the vector dot product operator. HDC supports other similarity metrics, such as Hamming similarity, that measures the number of dimensions at which two HDC vectors differ.

B. HDC Arithmetic Operations

Weighted Average: StocHD defines weighted accumulation over hypervectors. Given two random HDC vectors \vec{V}_a and \vec{V}_b and two probability numbers $\{p, q\} \in [0, 1]$ ($p + q = 1$), we define $C = p\vec{V}_a \oplus q\vec{V}_b$ to be the random HDC vector whose i^{th} component is \vec{V}_a^i or \vec{V}_b^i with probability p and q , respectively. This can be extended to probabilistic merging of n HDC vectors $\vec{V}_1, \vec{V}_2, \dots, \vec{V}_n$ and $n - 1$ probabilities p_1, p_2, \dots, p_{n-1} (p_n is defined by $\sum_{i=1}^n p_i = 1$). We can similarly define the weighted sum as $p_1\vec{V}_1 \oplus p_2\vec{V}_2 \oplus \dots \oplus p_n\vec{V}_n$.

Let us consider $\vec{V}_c = 0.5\vec{V}_a \oplus 0.5\vec{V}_b$. To verify the correct functionality of StocHD, we need to show that $c = \frac{a+b}{2}$. Based on our definition, \vec{V}_a has similarity a with \vec{V}_1 . As a result it has exactly $\frac{a+1}{2}$ parts components common with \vec{V}_1 . So if we randomly chose a dimension i , the probability that the i^{th} component of both \vec{V}_a and \vec{V}_1 match is given by $\frac{1+a}{2}$. Considering the i^{th} component of \vec{V}_c , the probability that the i^{th} component is taken from \vec{V}_a and \vec{V}_b is 0.5 and 0.5 respectively. Thus, the probability that the i^{th} component of \vec{V}_c matches with \vec{V}_1 is given by $\frac{1}{2} \frac{1+a}{2} + \frac{1}{2} \frac{1+b}{2} = \frac{1+a+b}{2}$. As a result, $\delta(\vec{V}_c, \vec{V}_1) = \frac{a+b}{2}$ which is what was claimed. Similarly, StocHD supports weighted subtraction given by $0.5v_a \oplus 0.5v_{-b} = v_{\frac{a-b}{2}}$.

Constructing Representations: Let us define $\vec{V}_a = \frac{a+1}{2}\vec{V}_1 \oplus \frac{1-a}{2}(-\vec{V}_1)$. Note that \vec{V}_a will have $\frac{1+a}{2}$ components same with \vec{V}_1 and $\frac{1-a}{2}$ component same with $-\vec{V}_1$ (which has components complementary to \vec{V}_1). As a result we have $\delta(\vec{V}_a, \vec{V}_1) = a$ and thus we have constructed a representation of the number a given by $\vec{V}_a = \frac{a+1}{2}\vec{V}_1 \oplus \frac{1-a}{2}(-\vec{V}_1)$. Note that if $a \in [0, 1]$, then this is equivalent to $\frac{1\pm a}{2} \in [0, 1]$ and so the probabilities for merging are well defined. This operation will be the building blocks of all other arithmetic operations.

Multiplication: Given two HDC representations \vec{V}_a and \vec{V}_b , we show a way to construct \vec{V}_{ab} . Consider the i^{th} dimension of \vec{V}_c and set it to the i^{th} dimension of \vec{V}_1 if the i^{th} dimension of \vec{V}_a and \vec{V}_b are both +1 or both -1. Otherwise set the i^{th} dimension of \vec{V}_c to be the i^{th} dimension of \vec{V}_{-1} . From this

construction, the probability that the i^{th} dimension of \vec{V}_c is the same as \vec{V}_1 is given by $\frac{ab+1}{2}$. Thus, $\delta(\vec{V}_c, \vec{V}_1) = 2\frac{ab+1}{2} - 1 = ab$ and so $\vec{V}_c \equiv \vec{V}_{ab}$. In a simpler form, \vec{V}_{ab} can be computed by element-wise product of \vec{V}_a , \vec{V}_b , and \vec{V}_1 hypervectors.

Comparisons: Comparison is another key operation for data processing as well as required operation to implement division. Suppose we are given hypervectors \vec{V}_a and \vec{V}_b corresponding to a and b values in original space. We can check comparison by first calculating $\vec{V}_{\frac{a-b}{2}} = \vec{V}_a \oplus \vec{V}_{-b}$. Then we evaluate the value using $\frac{a-b}{2} \sim \delta(\vec{V}_{\frac{a-b}{2}}, \vec{V}_1)$. Finally, we can check whether $\frac{a-b}{2}$ is positive, negative or 0.

Division: Consider two vectors \vec{V}_a and \vec{V}_b . Our aim is to construct an HDC vector $\vec{V}_{a/b}$, which would be saturated if a/b lies outside the range of our HDC arithmetic system. Without loss of generality, assume a and b are both positive. Then, we do the following steps:

- Initialize two vectors \vec{V}_{low} to be \vec{V}_{-1} and \vec{V}_{high} to be \vec{V}_1
- Calculate $\vec{V}_{mid} = 0.5\vec{V}_{low} \oplus 0.5\vec{V}_{high}$ and $\vec{V}_{midb} = \vec{V}_{mid} \otimes \vec{V}_b$ where we use \otimes to stand for multiplication
- If $\vec{V}_{midb} > \vec{V}_a$, then do $\vec{V}_{high} \rightarrow \vec{V}_{midb}$
- If $\vec{V}_{midb} < \vec{V}_a$, then do $\vec{V}_{low} \rightarrow \vec{V}_{midb}$
- Repeat from step 2 until $\vec{V}_{midb} = \vec{V}_a$ or $\vec{V}_c = \vec{V}_{\pm 1}$, then stop.

This process eventually has to end because the difference between the evaluation of \vec{V}_{low} and \vec{V}_{high} keeps decreasing at each iteration. Thus, we get a representation of a/b which is \vec{V}_{mid} .

Doubling: Similar to how we defined division, we can also define a doubling formula to construct \vec{V}_{2a} from \vec{V}_a . The way to proceed would be to compare $\vec{V}_{mid/2}$ with \vec{V}_a rather than \vec{V}_{midb} in the algorithm for division.

C. Arithmetic Error Rates

We first discuss the error rates for generating errors. We generate a HD-SC representation of a number $a \in [-1, 1]$ using $\vec{V}_a = \frac{a+1}{2}\vec{V}_1 \oplus \frac{1-a}{2}(-\vec{V}_1)$. Let X_i be a random variable with value 1 if the i^{th} dimension of \vec{V}_a and \vec{V}_1 are the same, and -1 otherwise. Moreover, let $S = \frac{\sum_i X_i}{D}$. We note that $\delta(\vec{V}_a, \vec{V}_1) = 2S - 1$. Now, X_i are independently and identically distributed Bernoulli random variable with $p = \frac{1+a}{2}$, $\mu = \frac{1+a}{2}$, $\sigma = \frac{\sqrt{1-a^2}}{2}$. Using the Central Limit Theorem, we get $N(0, 1)$ is normal distributed. As a result, we have:

$$\mathbb{P}\left(|\delta(\vec{V}_a, \vec{V}_1) - a| \geq \frac{2\sigma\epsilon}{\sqrt{D}}\right) = \frac{1}{\sqrt{2\pi}} \int_{\epsilon}^{\infty} e^{-\frac{x^2}{2}} dx$$

The similarity of two vectors \vec{V}_a and \vec{V}_b is calculated using $\delta(\vec{V}_a, \vec{V}_b) = \sum_{i=1}^D \frac{\vec{V}_a^i \cdot \vec{V}_b^i}{D}$, Where \vec{V}_a^i is the i^{th} component of the vector \vec{V}_a . We calculate the Mean Absolute Error (MRE) of the representation \vec{V}_a representing the number $a \in [-1, 1]$ using the formula

$$\frac{\mathbb{E}(|\delta(\vec{V}_a, \vec{V}_1) - a|)}{2} \times 100 = \sum_{i=1}^N \frac{|\delta(\vec{V}_{a_i}, \vec{V}_1) - a_i|}{2N} \times 100$$

Here, we divide by 2 so that we normalise the length of the interval to 1. We use this metric to compare our errors with other methods.




Fig. 2: Error for (a) N-Addition, (b) N-Multiplication, and (c) comparison between two numbers.

Addition/Multiplication: The error in weighted addition follows the same theoretical analysis of the generational error. This is because the analysis only depends on the relation between the probability with which \vec{v}_a and \vec{v}_1 have a common dimension, and the value of a itself. The additional advantage is that the repeated weighted addition does not result in an accumulation of error, which is essential in multiplication where we use weighted addition multiple times in a sequence. This arises theoretically from the fact that the distribution of the components of the added vectors follows the correct Bernoulli distribution; thus, the same explained error analysis still holds. Figure 2a shows our error analysis for the errors of the weighted addition of N numbers as a function of the dimension. Our results indicate that the larger the N , the lower the error becomes.

V. PROCESSING IN-MEMORY ARCHITECTURE

In this section, we present a digital-based processing in-memory architecture, called StocHD, which accelerates a wide range of HDC-based algorithms on conventional crossbar memory. StocHD supports all essential HDC operations in memory in a parallel and scalable way. Figure 1 demonstrates an overview of the proposed learning system.

A. StocHD Accelerator

Our digital-based PIM architecture enables parallel computing and learning over the hypervectors stored in memory. Unlike prior PIM designs that use large ADC/DAC blocks for analog computing [24], [25], StocHD performs all HDC computations on the digital data stored in memory. This eliminates ADC/DAC blocks, resulting in high throughput/area and scalability. StocHD supports several fundamental operations required to accelerate HDC. StocHD uses two blocks for performing the computation; a *compute block* and a *search block*. Each block supports the following set of operations (shown in Figure 3a): (i) *Arithmetic operations*: row-parallel NOR-based operation. and (ii) *search-based operations*: row-parallel nearest Hamming distance search.

Row-Parallel PIM-based Arithmetic: StocHD supports arithmetic operations directly on digital data stored in memory without reading them out of sense amplifiers [26], [27]. Our design exploits the memristor switching characteristic to implement NOR gates in digital memory [23], [28]. StocHD selects two or more columns of the memory as input NOR operands by connecting them to ground voltage (Shown in Figure 3b). During NOR computation, the output memristor is switched from R_{ON} to R_{OFF} when one or more inputs stored ‘1.’ value (R_{ON}). In fact, the low resistance input passes a current through an output memristor resulting in writing R_{off}




Fig. 3: PIM architecture: (a) supported operations, (b) arithmetic computing, (b) CAM-based search operation, (d) timing characteristic of CAM during search. [14]

value on it. This NOR computation performs in row-parallel on all the activated memory rows by the row-driver. Since NOR is a universal logic gate, it can be used to implement other logic operations like AND and XOR operations required for HDC automatics. Note that all these arithmetic can be supported in parallel over all dimensional of hypervectors, enabling significant computational speedup.

Nearest Search: The exact search is one of the native operations supported by crossbar memory. During the search, a row-driver of the CAM block pre-charges all CAM rows (match-lines: MLs) to supply voltage (V_{dd}). Consider a CAM cell (shown in Figure 3c), if a query input matches with the stored value in the CAM cell, the ML voltage will stay charged. However, in case of a mismatch between the CAM cell and the query data, the CAM starts discharging the ML . Conventionally, CAM blocks exploit the ML discharging current to enable the exact search operation. Here, we exploit the timing characteristic of each row discharging current to detect a row with minimum distance to query data [14]. As shown in Figure 3c, a CAM row with the minimum discharging current will have the highest similarity with the query data. However, due to reducing the voltage of ML during the search, the ML discharging current saturates with increasing the number of mismatches. This eliminates finding a row with minimum Hamming distance. To provide a more reliable search, we exploit a voltage stabilizer [14] in each CAM row that ensures a fixed ML voltage during the search. We also utilize ganged-circuits [11], as a CAM sense amplifier to enable the nearest search in a row-parallel way.

B. Architecture

StocHD exploits row-parallel PIM-based NOR operation to accelerate feature extractors, which are mainly based on arithmetic operation, i.e., bitwise operations in HDC space. The feature extraction can perform by simple bitwise operation between hypervectors representing the values. Next, StocHD supports permutation and row-parallel XOR operation over the high-dimensional features. For example, in case of n extracted features, $\{\vec{f}_1, \vec{f}_2, \dots, \vec{f}_n\}$, StocHD encodes the information by: $\vec{H} = \vec{f}_1 \oplus \rho^1 \vec{f}_2 \oplus \dots \oplus \rho^{n-1} \vec{f}_n$, where ρ^n denotes n -bit rotational shift. All encoding steps can perform using row-parallel NOR operation and shift operation that can be

TABLE I: Datasets (n : feature size, k : number of classes)

	n	k	Feature Extractor	Train Size	Description
MNIST	784	10	Convolution	60,000	Handwritten Recognition [32], [33]
UCIHAR	561	12	Noise Filter	6,213	Activity Recognition(Mobile) [34]
ISOLET	617	26	MFCC	6,238	Voice Recognition [35]
FACE	608	2	HOG	522,441	Face Recognition [36]
PAMAP	75	5	FFT	611,142	Activity Recognition(IMU) [37]

implemented by our PIM. StocHD performs classification by checking the similarity of an encoded query with a binary HDC class hypervectors. A query will assign to data with the highest Hamming distance similarity. The inference can be supported using the nearest search supported by our PIM.

VI. EXPERIMENTAL EVALUATION

A. Experimental Setup

We implement StocHD using both software and hardware support. In software, we developed a PyTorch-based library of Hyperdimensional computing, supporting all required computing and learning operations. In hardware, we design a cycle-accurate simulator based on PyTorch [29] that emulates StocHD functionality during classification. For hardware, we use HSPICE for circuit-level simulations to measure the energy consumption and performance of all the StocHD operations in 28nm technology. We used system Verilog and Synopsys *Design Compiler* [30] to implement and synthesize the StocHD controller. At the circuit-level, we simulate the cost of inter-tile communication, while in architecture, we model and evaluate intra-tile communications. StocHD works with any bipolar resistive technology, which is the most commonly used in existing NVMs. In order to have the highest similarity to commercially available 3D Xpoint, we adopt the memristor device with a VTEAM model [31].

We evaluate StocHD accuracy and efficiency on five popular datasets such as a large data that includes hundreds of thousands of facial data. Table I lists the workloads, their corresponding feature extractors, and dataset size.

B. StocHD Learning Accuracy

State-of-the-art Learning Algorithms: We compare StocHD classification accuracy with state-of-the-art learning algorithms, including Deep Neural Networks (DNN), Support Vector Machine (SVM), and AdaBoost. The DNN models are trained with Tensorflow, and we exploited the Scikit-learn library to train other ML algorithms. We exploit the grid search to identify the best hyper-parameters for each model. Our evaluation shows that StocHD provides comparable accuracy to other state-of-the-art algorithms (only 0.2% lower than DNN, and 1.5% and 1.8% higher than SVM and AdaBoost).

Baseline HDC Algorithms: we compare HDC classification accuracy in different configurations: (i) without feature extractor where learning directly happens over a raw data, (ii) with feature extractor running on original data, and (iii) using StocHD arithmetic computation to processed feature extraction. Our evaluation shows that HDC with no feature extraction provides, on average, 59% lower accuracy than HDC operating over extracted features. Revisiting the feature extractor with StocHD stochastic arithmetic can almost provide the same result as running feature extraction over original data. The quality of StocHD computation depends




Fig. 4: Comparing StocHD accuracy to state-of-the-art.




Fig. 5: StocHD efficiency running on PIM platform.

on the HDC dimensionality. Using $D = 4,000$ dimensions, StocHD provides the same accuracy as the baseline algorithm. Reducing dimension to $D = 3,000$ and $D = 2,000$ reduces StocHD accuracy, on average, by 0.9% and 2.1%, respectively. This lower accuracy comes from StocHD accumulative noise during the pre-processing step.

C. StocHD Learning Efficiency

PIM & Feature Extraction: Figure 5 compares StocHD efficiency with the baseline HDC running on the proposed PIM platform. All results are normalized to execution time and energy consumption of the baseline HDC running on NVIDIA GTX 1080 GPU. In GPU, the feature extraction takes, on average, 72% of execution time and 77% of total learning energy consumption. As explained in Section V, our proposed PIM is an in-memory computing platform that can accelerate any tensor-based algorithms, including the feature extractors, listed in Table I. To accelerate feature extraction, PIM exploits high-precision arithmetic computation, such as addition and multiplication, that operates over original data representation. However, PIM is sequential and slow in supporting the high-precision arithmetic over traditional data. For example, for N -bit addition and multiplication, PIM requires $13N + 1$ and $13N^2 + 16N + 1$ NOR cycles, respectively. This makes our PIM platform less ideal to operate over traditional data, e.g., fixed point or floating-point representation.

Dimensionality: Reducing the dimensionality improves StocHD computation efficiency. As Figure 5 shows, StocHD using $D = 2,000$ dimensions provides, on average, $4.2\times$ and $8.1\times$ ($67.0\times$ and $183.9\times$) faster and higher energy efficiency as compared to the baseline HDC running on PIM (GPU).

D. StocHD Robustness

Many advanced technologies typically pose issues for hardware robustness [14]. One of the main advantages of StocHD is its high robustness to noise and failure in hardware. In StocHD, hypervectors are random and holographic with i.i.d. components. Each hypervector stores all the information across all its components so that no component is more

TABLE II: Quality loss using noisy and low endurance.

Memory Error	1%	2%	5%	10%	15%
Baseline HDC	1.1%	4.5%	9.3%	14.4%	27.3%
StochHD ($D = 4k$)	0.0%	0.0%	0.3%	0.9%	2.1%
StochHD ($D = 1k$)	0.0%	0.2%	0.8%	1.8%	3.4%
Endurance Years	1	2	3	4	5
Baseline HDC	0%	1.7%	4.1%	11.5%	24.5%
StochHD ($D = 4k$)	0%	0.5%	0.9%	1.8%	2.4%
StochHD ($D = 0.5k$)	0.0%	0.8%	1.6%	3.3%	5.2%

responsible for storing any piece of information than another. This makes a hypervector robust against errors in its components. StochHD efficiency and robustness highly depend on the dimensionality and the precision of each hypervector element. Table II compares StochHD robustness to noise in the memory devices. StochHD provides significantly higher robustness to memory noise than the baseline HDC algorithm. In binary representation, an error only flips a reference dimension results in minor changes in the entire hypervector pattern. In contrast, an error in original space (feature extractor in baseline HDC) can happen in most significant bits, which significantly affects the absolute value and robustness. Our results indicate that 10% failure in memory cells results in 0.9% and 14.4% loss on StochHD and the baseline HDC accuracy.

Table II also explores the impact of limited NVM endurance on StochHD quality of learning. We assume an endurance model with $\mu = 10^7$ [38]. Our evaluation shows that after a few years of using our PIM-based platform, similar to the human brain, StochHD starts forgetting information stored in reference hypervector. To address this issue, we perform wear-leveling to distribute writes uniformly over memory blocks. The overhead of wear-leveling is minor as (i) StochHD has predictable write pattern, and (ii) wear-leveling can happen in long-time periods. Our evaluation shows that the baseline HDC has higher sensitivity to the endurance issue. This is because feature extractor requires PIM arithmetic operation that involves several device switching. In contrast, StochHD computes feature extraction with minimal write operation.

VII. CONCLUSION

We propose StochHD, a novel end-to-end hyperdimensional system that supports accurate, efficient, and robust learning over raw data. StochHD expands HDC functionality to the computing area by mathematically defining stochastic arithmetic operations over HDC hypervectors. StochHD enables an entire learning application (including feature extractor) to process using HDC data representation, enabling uniform, efficient, robust, and highly parallel computation.

ACKNOWLEDGMENT

This work was supported in part by National Science Foundation (NSF) #2127780 and #2019511, Semiconductor Research Corporation (SRC) Task No. 2988.001, Department of the Navy, Office of Naval Research, grant #N00014-21-1-2225, generous gifts from Cisco, and Louisiana Board of Regents Support Fund LEQSF(2020-23)-RD-A-26.

REFERENCES

[1] P. Kanerva, "Hyperdimensional computing: An introduction to computing in distributed representation with high-dimensional random vectors," *Cognitive Computation*, vol. 1, no. 2, pp. 139–159, 2009.

[2] M. Imani *et al.*, "A framework for collaborative learning in secure high-dimensional space," in *CLOUD*. IEEE, 2019, pp. 435–446.

[3] —, "Revisiting hyperdimensional learning for fpga and low-power architectures," in *HPCA*. IEEE, 2021.

[4] A. Hernández-Cano *et al.*, "A framework for efficient and binary clustering in high-dimensional space," in *2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)*. IEEE, 2021, pp. 1859–1864.

[5] A. Kazemi *et al.*, "Mimhd: Accurate and efficient hyperdimensional inference using multi-bit in-memory computing," in *2021 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)*. IEEE, 2021, pp. 1–6.

[6] Z. Zou *et al.*, "Spiking hyperdimensional network: Neuromorphic models integrated with memory-inspired framework," *arXiv preprint arXiv:2110.00214*, 2021.

[7] A. Mitrokhin *et al.*, "Learning sensorimotor control with neuromorphic sensors: Toward hyperdimensional active perception," *Science Robotics*, vol. 4, no. 30, 2019.

[8] S. Hou *et al.*, "Dualnet: Learn complementary features for image recognition," in *ICCV*, 2017, pp. 502–510.

[9] A. Hernández-Cano *et al.*, "Onlinehd: Robust, efficient, and single-pass online learning using hyperdimensional system," in *DATE*. IEEE, 2021.

[10] A. Hernández-Cano *et al.*, "Prid: Model inversion privacy attacks in hyperdimensional learning systems," in *IEEE/ACM Design Automation Conference (DAC)*, 2021.

[11] M. Imani, X. Yin *et al.*, "Searchd: A memory-centric hyperdimensional computing with stochastic training," *TCAD*, vol. 39, no. 10, pp. 2422–2433, 2019.

[12] M. Imani, D. Kong, A. Rahimi, and T. Rosing, "Voicehd: Hyperdimensional computing for efficient speech recognition," in *2017 IEEE international conference on rebooting computing (ICRC)*. IEEE, 2017, pp. 1–8.

[13] Z. Zou *et al.*, "Edge-based hyperdimensional learning system with brain-like neural adaptation," in *Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC)*, 2021.

[14] M. Imani *et al.*, "Dual: Acceleration of clustering algorithms using digital-based processing in-memory," in *MICRO*. IEEE, 2020, pp. 356–371.

[15] A. Alaghi *et al.*, "Survey of stochastic computing," *ACM TECS*, vol. 12, no. 2s, pp. 1–19, 2013.

[16] A. Alaghi, W. Qian, and J. P. Hayes, "The promise and challenge of stochastic computing," *TCAS I*, vol. 37, no. 8, pp. 1515–1531, 2017.

[17] K. Kim *et al.*, "Dynamic energy-accuracy trade-off using stochastic computing in deep neural networks," in *DAC*, 2016, pp. 1–6.

[18] S. Liu *et al.*, "Energy efficient stochastic computing with sobol sequences," in *DATE*. IEEE, 2017, pp. 650–653.

[19] P. Poduval *et al.*, "Cognitive correlative encoding for genome sequence matching in hyperdimensional system," in *IEEE/ACM Design Automation Conference (DAC)*, 2021.

[20] A. Hernández-Cano *et al.*, "Reghd: Robust and efficient regression in hyper-dimensional learning system," in *IEEE/ACM Design Automation Conference (DAC)*, 2021.

[21] P. Poduval *et al.*, "Stochd: Stochastic hyperdimensional system for efficient and robust learning from raw data," in *IEEE/ACM Design Automation Conference (DAC)*, 2021.

[22] Z. Zou *et al.*, "Manihd: Efficient hyper-dimensional learning using manifold trainable encoder," in *DATE*. IEEE, 2021, pp. 850–855.

[23] M. Imani *et al.*, "Deep learning acceleration with neuron-to-memory transformation," in *HPCA*. IEEE, 2020, pp. 1–14.

[24] A. Shafiee *et al.*, "Isaac: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars," in *ISCA*. IEEE, 2016, pp. 14–26.

[25] P. Chi *et al.*, "Prime: A novel processing-in-memory architecture for neural network computation in rram-based main memory," in *ISCA*. IEEE Press, 2016, pp. 27–39.

[26] M. Imani *et al.*, "Floatpim: In-memory acceleration of deep neural network training with high precision," in *ISCA*. ACM, 2019, pp. 802–815.

[27] S. Kvatinsky *et al.*, "Magic—memristor-aided logic," *TCAS II*, vol. 61, no. 11, pp. 895–899, 2014.

[28] M. Imani *et al.*, "Rapidnn: In-memory deep neural network acceleration framework," *arXiv preprint arXiv:1806.05794*, 2018.

[29] A. Paszke *et al.*, "Pytorch: An imperative style, high-performance deep learning library," in *NIPS*, 2019, pp. 8026–8037.

[30] "Synopsys," <http://www.synopsys.com>.

[31] S. Kvatinsky *et al.*, "Vteam: A general model for voltage-controlled memristors," *TCAS II*, vol. 62, no. 8, pp. 786–790, 2015.

[32] Y. LeCun *et al.*, "Gradient-based learning applied to document recognition," *Proceedings of the IEEE*, vol. 86, no. 11, pp. 2278–2324, 1998.

[33] D. Ciregan *et al.*, "Multi-column deep neural networks for image classification," in *CVPR*. IEEE, 2012, pp. 3642–3649.

[34] D. Anguita *et al.*, "Human activity recognition on smartphones using a multiclass hardware-friendly support vector machine," in *AAL*. Springer, 2012, pp. 216–223.

[35] "Uci machine learning repository," <http://archive.ics.uci.edu/ml/datasets/ISOLET>.

[36] A. Angelova *et al.*, "Pruning training sets for learning of object categories," in *CVPR*. IEEE, 2005.

[37] A. Reiss *et al.*, "Introducing a new benchmarked dataset for activity monitoring," in *ISWC*. IEEE, 2012, pp. 108–109.

[38] J. B. Kotra *et al.*, "Re-nuca: A practical nuca architecture for rram based last-level caches," in *IPDPS*. IEEE, 2016, pp. 576–585.