StocHD: Stochastic Hyperdimensional System for Efficient and Robust Learning from Raw Data

Prathyush Poduval*, Zhuowen Zou†, Hassan Najafi*, Houman Homayoun†, Mohsen Imani†
*Indian Institute of Science, †UC San Diego, ‡University of Louisiana, †UC Davis, ‡UC Irvine
Email: m.imani@uci.edu

Abstract—Hyperdimensional Computing (HDC) is a neurally-inspired computation model working based on the observation that the human brain operates on high-dimensional representations of data, called hypervector. Although HDC is significantly powerful in reasoning and association of the abstract information, it is weak on features extraction from complex data such as image/video. As a result, most existing HDC solutions rely on expensive pre-processing algorithms for feature extraction. In this paper, we propose StocHD, a novel end-to-end hyperdimensional system that supports accurate, efficient, and robust learning over raw data. Unlike prior work that used HDC for learning tasks, StocHD expands HDC functionality to the computing area by mathematically defining stochastic arithmetic over HDC hypervectors. StocHD enables an entire learning application (including feature extractor) to process using HDC data representation, enabling uniform, efficient, robust, and highly parallel computation. We also propose a novel fully digital and scalable Processing In-Memory (PIM) architecture that exploits the HDC memory-centric nature to support extensively parallel computation. Our evaluation shows that StocHD provides, on average, 3.3× and 6.4× (52.3× and 143.5×) faster and higher energy efficiency as compared to state-of-the-art HDC algorithm running on PIM (NVIDIA GPU), while providing 16× higher computational robustness.

I. INTRODUCTION

We face increasing needs for efficient processing for diverse cognitive tasks using a vast volume of data generated [1], [2]. However, running machine learning algorithms often results in extremely slow processing speed and high energy consumption on traditional systems or needs a large cluster of application-specific integrated chips (ASIC), e.g., deep learning on Google TPU [3]. There are two key technical challenges that make it difficult to learn in today’s computing devices: computation efficiency and robustness to noise.

HyperDimensional Computing (HDC) is introduced as a computational model towards high-efficiency and noise-tolerant computation [4]. HDC is motivated by the observation that the human brain operates on high-dimensional data representations. In HDC, objects are thereby encoded with high-dimensional vectors, called hypervectors, which have thousands of elements [5], [6]. It mimics several important functionalities of the human memory model with vector operations, which are computationally tractable and mathematically rigorous in describing human cognition [7], [8].

Although HDC is significantly powerful in reasoning and association of the abstract information, it is weak on features extraction from complex data such as image/video data. This forces HDC algorithms to rely on the pre-processing step to extract useful information from raw data. For an example of image data, HDC solutions rely on signal extracted from popular feature extractor algorithms, such as convolution and histogram of gradient (HOG) [9]. These pre-processing algorithms are not compatible with the HDC learning model, thus need to be processed over traditional data representation. The existing HDC primitives are abstract and approximate, thus cannot support the high precision arithmetic.

Running pre-processing algorithms on traditional data representation provides the following challenges: (i) significant computation cost that dominates the entire learning efficiency, (ii) non-uniform data processing as feature extractors require different hardware optimizations, precision, and data representation, (iii) a low computational robustness coming from non-holographic data representation, making the entire system vulnerable to error, and (iv) the necessity of using expensive data encoding to map extracted features into high-dimensional space. To address these issues, we propose StocHD, a novel end-to-end hyperdimensional learning system operating accurate, efficient, and robust learning over raw generated data. The main contributions are listed below:

• This is the first effort that fundamentally defines stochastic arithmetic over hyperdimensional vectors, enabling highly accurate, efficient, and robust computation. Unlike all prior methods that rely on the expensive pre-processing step, StocHD enables an entire learning application (including feature extractor) to process using HDC data representation, enabling uniform, efficient, robust, and parallel computation.
• Our solution mathematically defines stochastic arithmetic over HDC vectors, including weighted addition, subtraction, multiplication, division, and comparisons. We exploit these arithmetic to revisit the pre-processing algorithms to run using uniform HDC data representation without paying the cost of decoding data back to the original space.
• We propose a novel processing in-memory architecture that exploits inherent parallelism and the memory-centric nature of HDC. Our PIM architecture exploits the switching characteristics of non-volatile memory to support tensor-based computation on hypervector internally in memory.

We evaluate StocHD efficiency over a wide range of learning algorithms. Our evaluation shows that StocHD provides, on average, 3.3× and 6.4× (52.3× and 143.5×) faster and higher energy efficiency as compared to state-of-the-art HDC algorithm running on PIM (NVIDIA GTX 1080 GPU). In addition, as compared to state-of-the-art HDC solutions, StocHD provides 16× higher robustness to possible noise.

II. BACKGROUND AND RELATED WORK

Hyperdimensional computing (HDC): is a computational model developed based on the observation that the human brain operates on high-dimensional data [4]. The fundamental units of computation in HDC are “hypervectors”, which are constructed using an encoding procedure [6]. Although HDC is significantly powerful in reasoning and association of the
HDC Neural Activity

enables HDC to process both pre-processing and learning fundamental operations over HDC space, expanding the cognitive and learning model. This paper is the first effort to enable us to accelerate feature extractor and signal processing, performing efficient and highly parallel arithmetic operations, numbers of 0s and 1s.

While HDC works based on a pattern of neural activity in complex data, e.g., image/video. As a result, most existing HDC solutions are operating over costly pre-processed data [5], [10]–[12]. This pre-processing often takes a large portion of the total learning cost.

Stochastic computing (SC): represents numbers in terms of probabilities in long independent bit-streams [13], [14]. SC supports various encoding modules to map binary data to stochastic representation [13]. Arithmetic operations in this representation involve simple logic operations on uncorrelated and independently generated input bit-streams. SC uses a binary sequence to represent real numbers between 0 and 1 via the proportion of 1 bits in the sequence. Arithmetic operations are done using bitwise operations [15], [16].

Although both SC and HDC use similar redundant high-dimensional representation, their goals and strengths are complimentary. (i) Representation: The SC defines operations over vectors that their percentage of 1s determines their value. While HDC works based on a pattern of neural activity in high-dimensional space, where vectors have roughly equal numbers of 0s and 1s. (ii) Application: SC is capable of performing efficient and highly parallel arithmetic operations, enable us to accelerate feature extractor and signal processing applications. In contrast, HDC is a highly approximate cognitive and learning model. This paper is the first effort to fundamentally define SC operations over HDC space, expanding HDC functionality to the computing domain. Our solution enables HDC to process both pre-processing and learning steps, enabling efficient and robust system.

III. StocHD Framework Overview

Figure 1 shows an overview of the StocHD framework consisting of HDC learning and computing solutions. As Figure 1 shows, the existing HDC learning solutions operate over pre-processed data. The pre-processing step is a costly feature extractor performing over original data. HDC implements efficient and robust learning after maps the extracted features into high-dimensional space. In this paper, we propose a novel solution that expands HDC functionality to the computing area, defining stochastic arithmetic operations over HDC vectors (β).

Our framework translates all data points to hyperdimensional space, enabling both feature extraction and learning to perform using uniform data representation. For example, for image data convolution or Histogram of Gradient (HOG) are commonly used feature extractors. StocHD exploits HDC arithmetic to revisit the feature extractor algorithm to high-dimensional space. As Figure 1 shows, StocHD framework provides: (1) an end-to-end learning solution that enables fully HDC learning over raw data, (2) high computational robustness, as the entire application (including feature extractor) can benefit from the holographic data representation, and (3) significant efficiency as HDC revisits the complex feature extraction with parallel bitwise operations.

HDC has a memory-centric architecture with primitives hardware friendly operations and extensive parallelism [10]. These features make HDC idea for in-memory acceleration. We propose a novel processing in-memory platform that supports all StocHD operations directly over digital data stored in the memory. This eliminates the data movement issue between memory and computing unit, which dominates the entire StocHD energy. In Section V, we show how our PIM platform can accelerate the entire HDC application, from feature extraction to the learning process (β).

IV. StocHD Stochastic Primitives

A. HDC Supported Operations

HDC encoding works based on a set of defined primitives [4]. Our goal is to exploit the same primitives to define SC-based arithmetic operations over HDC vectors. HDC is an algebraic structure; it uses search along with several key operations (and their inverses): Bundling (+) that acts as memorization during hypervector addition, Binding (*) that associates multiple hypervectors, and Permutation (ρ) which preserves the position by performing a single rotational shift. In HDC, the hypervectors are compositional – they enable computation in superposition, unlike standard neural representations. These HDC operations allow us to reason about and search through input data that satisfy prespecified constraints. To support arithmetic operation, StocHD requires the following HDC operations:

HDC Hypervector Generation: We generate a random hypervector with elements ±1 such that +1 appears with probability p. This will allow us to construct HDC representations of arbitrary numbers via a D dimensional vector. In our HDC system, information is stored with components ±1. We fix a random HDC vector \( \vec{V}_1 \) to be a Basis vector. A random HDC vector \( \vec{V}_h (h \in [-1, 1]) \) is said to represent the number \( h \) if \( \delta(\vec{V}_h, \vec{V}_1) = h \). This is consistent with our notation for \( \vec{V}_1 \) which means that \( \vec{V}_1 \) represents the number 1. Note that based on our representation, \( \vec{V}_{-a} = -\vec{V}_a \).

Probabilistic Merging: Given \( n \) numbers \( \{a_1, a_2, ..., a_n\} \) and their corresponding probability values, \( \{p_1, p_2, ..., p_{n-1}\} \in [0, 1] \), where \( p_n \) is defined by \( \sum_{i=1}^{n} p_i = 1 \), the probabilistic merging chooses the number \( a_i \) with probability \( p_i \). This operation can be extended to operate \( n \) hypervectors, where we select each dimension of merged hypervector by probabilistic merging of \( n \) elements located in the same dimension of given input hypervectors.

Similarity Measurement: Between two HD vectors \( \vec{V}_1 \) and \( \vec{V}_2 \), the similarity defines as \( \delta(\vec{V}_1, \vec{V}_2) = \frac{\vec{V}_1 \cdot \vec{V}_2}{D} \) where \( D \) is...
the number of dimensions and (·) is the vector dot product operator. HDC supports other similarity metrics, such as Hamming similarity, that measures the number of dimensions at which two HDC vectors differ.

B. HDC Arithmetic Operations

Weighted Average: StocHD defines weighted accumulation over hypervectors. Given two random HDC vectors \( \vec{V}_a \) and \( \vec{V}_b \) and two probability numbers \{p, q\} \( \in [0,1] \) (\( p + q = 1 \)), we define \( C = p\vec{V}_a + q\vec{V}_b \) to be the random HDC vector whose \( i^{th} \) component is \( V_{ai} \) or \( V_{bi} \) with probability \( p \) and \( q \), respectively. This can be extended to probabilistic merging of \( n \) HDC vectors \( \vec{V}_1, \vec{V}_2, \ldots, \vec{V}_n \) and \( n-1 \) probabilities \( p_1, p_2, \ldots, p_{n-1} \) (\( p_n \) is defined by \( \sum_{i=1}^{n} p_i = 1 \)). We can similarly define the weighted sum as \( p_1\vec{V}_1 \oplus p_2\vec{V}_2 \oplus \cdots \oplus p_n\vec{V}_n \).

Let us consider \( V_c = 0.5\vec{V}_a \oplus 0.5\vec{V}_b \). To verify the correct functionality of StocHD, we need to show that \( c = \frac{a+b}{2} \). Based on our definition, \( \vec{V}_c \) has similarity \( a \) with \( \vec{V}_1 \). As a result it has exactly \( \frac{a+b}{2} \) parts components common with \( \vec{V}_1 \). So if we randomly chose a dimension \( i \), the probability that the \( i^{th} \) component of both \( \vec{V}_a \) and \( \vec{V}_1 \) match is given by \( \frac{1+a}{2} \). Considering the \( i^{th} \) component of \( \vec{V}_c \), the probability that the \( i^{th} \) component is taken from \( \vec{V}_a \) and \( \vec{V}_b \) is 0.5 and 0.5 respectively. Thus, the probability that the \( i^{th} \) component of \( \vec{V}_c \) matches with \( \vec{V}_1 \) is given by \( \frac{1+a}{2} + \frac{1+b}{2} = 1 + \frac{a+b}{2} \).

As a result, \( \delta(\vec{V}_c, \vec{V}_1) = \frac{a+b}{2} \) which is what was claimed. Similarly, StocHD supports weighted subtraction given by \( 0.5\vec{V}_a \oplus 0.5\vec{V}_b = \frac{a\vec{V}_a - b\vec{V}_b}{2} \).

Constructing Representations: Let us define \( \vec{V}_a = \frac{a+1}{2} \vec{V}_1 \oplus \frac{1-a}{2}(-\vec{V}_1) \). Note that \( \vec{V}_a \) will have \( \frac{1+a}{2} \) components same with \( \vec{V}_1 \) and \( \frac{1-a}{2} \) component same with \( -\vec{V}_1 \) (which has components complementary to \( \vec{V}_1 \)). As a result we have \( \delta(\vec{V}_a, \vec{V}_1) = a \) and thus we have constructed a representation of the number \( a \) given by \( \vec{V}_a = \frac{a+1}{2} \vec{V}_1 \oplus \frac{1-a}{2}(-\vec{V}_1) \). Note that if \( a \in [0,1] \), then this is equivalent to \( \frac{1+a}{2} \in [0,1] \) and so the probabilities for merging are well defined. This operation will be the building blocks of all other arithmetic operations.

Multiplication: Given two HDC representations \( \vec{V}_a \) and \( \vec{V}_b \), we show a way to construct \( \vec{V}_{ab} \). Consider the \( i^{th} \) dimension of \( \vec{V}_a \) and set it to the \( i^{th} \) dimension of \( \vec{V}_1 \) if the \( i^{th} \) dimension of \( \vec{V}_a \) and \( \vec{V}_b \) are both +1 or both -1. Otherwise set the \( i^{th} \) dimension of \( \vec{V}_a \) to be the \( i^{th} \) dimension of \( \vec{V}_1 \). From this construction, the probability that the \( i^{th} \) dimension of \( \vec{V}_{ab} \) is the same as \( \vec{V}_1 \) is given by \( \frac{a+b}{2} \). Thus, \( \delta(\vec{V}_{ab}, \vec{V}_1) = 2 \frac{a+b}{2} - 1 = ab \) and so \( \vec{V}_{ab} \equiv \vec{V}_{ab} \). In a simpler form, \( \vec{V}_{ab} \) can be computed by element-wise product of \( \vec{V}_a \) and \( \vec{V}_b \) and \( \vec{V}_1 \) hypervectors.

Comparisons: Comparison is another key operation for data processing as well as required operation to implement division. Suppose we are given hypervectors \( \vec{V}_a \) and \( \vec{V}_b \) corresponding to \( a \) and \( b \) values in original space. We can check comparison by first calculating \( \vec{V}_{a-b} = \vec{V}_a \oplus \vec{V}_b \). Then we evaluate the value using \( \frac{a-b}{2} - \delta(\vec{V}_{a-b}, \vec{V}_1) \). Finally, we can check whether \( \frac{a-b}{2} \) is positive, negative or 0.

Division: Consider two vectors \( \vec{V}_a \) and \( \vec{V}_b \). Our aim is to construct an HDC vector \( \vec{V}_{a/b} \), which would be saturated if \( a/b \) lies outside the range of our HDC arithmetic system. Without loss of generality, assume \( a \) and \( b \) are both positive. Then, we do the following steps:

- Initialize two vectors \( \vec{V}_{low} \) to be \( \vec{V}_{-1} \) and \( \vec{V}_{high} \) to be \( \vec{V}_1 \)
- Calculate \( \vec{V}_{mid} = 0.5\vec{V}_{low} \oplus 0.5\vec{V}_{high} \) and \( \vec{V}_{mid} \oplus \vec{V}_b \) where we use \( \odot \) to stand for multiplication
- If \( \vec{V}_{mid} > \vec{V}_a \), then do \( \vec{V}_{high} \rightarrow \vec{V}_{mid} \)
- If \( \vec{V}_{mid} < \vec{V}_a \), then do \( \vec{V}_{low} \rightarrow \vec{V}_{mid} \)
- Repeat from step 2 until \( \vec{V}_{mid} = \vec{V}_a \) or \( \vec{V}_c = \vec{V}_{\pm 1} \), then stop.

This process eventually has to end because the difference between the evaluation of \( \vec{V}_{low} \) and \( \vec{V}_{high} \) keeps decreasing at each iteration. Thus, we get a representation of \( a/b \) which is \( \vec{V}_{mid} \).

Doubling: Similar to how we defined division, we can also define a doubling formula to construct \( \vec{V}_{2a} \) from \( \vec{V}_a \). The way to proceed would be to compare \( \vec{V}_{mid/2} \) with \( \vec{V}_a \) rather than \( \vec{V}_{mid} \) in the algorithm for division.

C. Arithmetic Error Rates

We first discuss the error rates for generating errors. We generate a HD-SC representation of a number \( a \in [-1,1] \) using \( \vec{V}_a = \frac{a+1}{2} \vec{V}_1 \oplus \frac{1-a}{2}(-\vec{V}_1) \). Let \( X_i \) be a random variable with value 1 if the \( i^{th} \) dimension of \( \vec{V}_a \) and \( \vec{V}_1 \) are the same, and -1 otherwise. Moreover, let \( S = \sum X_i \). We note that \( \delta(\vec{V}_a, \vec{V}_1) = 2S - 1 \). Now, \( X_i \) are independently and identically distributed Bernoulli random variable with \( p = \frac{1+a}{2}, \mu = \frac{1+a}{2}, \sigma = \sqrt{\frac{1-a^2}{2}} \). Using the Central Limit Theorem, we get \( N(0,1) \) is normal distributed. As a result, we have:

\[
\mathbb{P}\left(\left|\delta(\vec{V}_a, \vec{V}_1) - a \right| \geq \frac{2\sigma}{\sqrt{D}}\right) = \frac{1}{\sqrt{2\pi}} \int_{\infty}^{\infty} e^{-x^2} \, dx
\]

The similarity of two vectors \( \vec{V}_a \) and \( \vec{V}_b \) is calculated using \( \delta(\vec{V}_a, \vec{V}_b) = \sum_{i=1}^{D} \frac{V_{ai} V_{bi}}{D} \). Where \( V_{ai} \) is the \( i^{th} \) component of the vector \( \vec{V}_a \). We calculate the Mean Absolute Error (MRE) of the representation \( \vec{V}_a \) representing the number \( a \in [-1,1] \) using the formula

\[
\text{E} \left( \frac{\left| \delta(\vec{V}_a, \vec{V}_1) - a \right|}{2} \times 100 \right) = \frac{1}{2N} \sum_{i=1}^{N} \left| \delta(\vec{V}_a, \vec{V}_1) - a \right| \times 100
\]

Here, we divide by 2 so that we normalise the length of the interval to 1. We use this metric to compare our errors with other methods.

Addition/Multiplication: The error in weighted addition follows the same theoretical analysis of the generational error. This is because the analysis only depends on the relation between the probability with which \( \vec{V}_a \) and \( \vec{V}_1 \) have a common
dimension, and the value of $a$ itself. The additional advantage is that the repeated weighted addition does not result in an accumulation of error, which is essential in multiplication where we use weighted addition multiple times in a sequence. This arises theoretically from the fact that the distribution of the components of the added vectors follows the correct Bernoulli distribution; thus, the same explained error analysis still holds. Figure 2a shows our error analysis for the errors of the weighted addition of $N$ numbers as a function of the dimension. Our results indicate that the larger the $N$, the lower the error becomes.

Comparison/Division: Our goal is to find the probability that the comparison returns the correct result. We also recall that $\delta(V_{a-b}, \bar{V}_i)$ is normally distributed with $\mu = \frac{a-b}{2}$ and standard deviation $\sigma = \sqrt{1 - \left(\frac{a-b}{2}\right)^2/\sqrt{D}}$. We assume $\sqrt{1 - \left(\frac{a-b}{2}\right)^2} \sim 1$ which will give us the upper bound for the error. The first case is when $\frac{a-b}{2}$ is positive. The probability that the comparison returns the incorrect value is given by

$$P(\delta(V_{a-b}, \bar{V}_i) < 0) = \frac{D}{2\pi} \int_{-\infty}^{0} e^{-\frac{1}{2}\left(x - \frac{a-b}{2}\right)^2} dx$$

The second case is when $\frac{a-b}{2}$ is negative. The probability that the comparison returns the incorrect value can be computed in a similar way. Figure 2c shows the error rate of StocHD comparison as a function of closeness of $a$ and $b$, and the hypervector dimensions. Note that, although comparison has a much higher error rate in $D = 1024$, division does not see any appreciable loss of error.

V. PROCESSING IN-MEMORY ARCHITECTURE

In this section, we present a digital-based processing in-memory architecture, called StocHD, which accelerates a wide range of HDC-based algorithms on conventional crossbar memory. StocHD supports all essential HDC operations in memory in a parallel and scalable way. Figure 1 demonstrates an overview of the proposed learning system.

A. StocHD Accelerator

Our digital-based PIM architecture enables parallel computing and learning over the hypervectors stored in memory. Unlike prior PIM designs that use large ADC/DAC blocks for analog computing [17], [18], StocHD performs all HDC computations on the digital data stored in memory. This eliminates ADC/DAC blocks, resulting in high throughput/area and scalability. StocHD supports several fundamental operations required to accelerate HDC. StocHD uses two blocks for performing the computation: a compute block and a search block. Each block supports the following set of operations (shown in Figure 3a): (i) Arithmetic operations: row-parallel NOR-based operation, and (ii) search-based operations: row-parallel nearest Hamming distance search.

Row-Parallel PIM-based Arithmetic: StocHD supports arithmetic operations directly on digital data stored in memory without reading them out of sense amplifiers [19], [20]. Our design exploits the memristor switching characteristic to implement NOR gates in digital memory [19]. StocHD selects two or more columns of the memory as input NOR operands by connecting them to ground voltage (Shown in Figure 3b). During NOR computation, the output memristor is switched from $R_{ON}$ to $R_{OFF}$ when one or more inputs stored ‘1’ value ($R_{ON}$). In fact, the low resistance input passes a current through an output memristor resisting in writing $R_{off}$ value on it. This NOR computation performs in row-parallel on all the activated memory rows by the row-driver. Since NOR is a universal logic gate, it can be used to implement other logic operations like AND and XOR operations required for HDC automatics. Note that all these arithmetic can be supported in parallel over all dimensional of hypervectors, enabling significant computational speedup.

Nearest Search: The exact search is one of the native operations supported by crossbar memory. During the search, a row-driver of the CAM block pre-charges all CAM rows (match-lines: MLs) to supply voltage $(V_{dd})$. Consider a CAM cell (shown in Figure 3c), if a query input matches with the stored value in the CAM cell, the ML voltage will stay charged. However, in case of a mismatch between the CAM cell and the query data, the CAM starts discharging the ML. Conventionally, CAM blocks exploit the ML discharging current to enable the exact search operation. Here, we exploit the timing characteristic of each row discharging current to detect a row with minimum distance to query data [21]. As shown in Figure 3c, a CAM row with the minimum discharging current will have the highest similarity with the query data. However, due to reducing the voltage of ML during the search, the ML discharging current saturates with increasing the number of mismatches. This eliminates finding a row with minimum Hamming distance. To provide a more reliable search, we exploit a voltage stabilizer [21] in each CAM row that ensures a fixed ML voltage during the search. We also utilize ganged-circuits [22], as a CAM sense amplifier to enable the nearest search in a row-parallel way.

B. Architecture

StocHD exploits row-parallel PIM-based NOR operation to accelerate feature extractors, which are mainly based on arithmetic operation, i.e., bitwise operations in HDC space. The feature extraction can perform by simple bitwise operation between hypervectors representing the values. Next, StocHD supports permutation and row-parallel XOR operation over the high-dimensional features. For example, in case of $n$ extracted features, $\{f_1, f_2, \ldots, f_n\}$, StocHD encodes the information by: $\mathcal{H} = f_1 \oplus \rho^1 f_2 \oplus \cdots \rho^{n-1} f_n$, where $\rho^n$ denotes n-
TABLE I: Datasets (n: feature size, k: number of classes)

<table>
<thead>
<tr>
<th></th>
<th>n</th>
<th>k</th>
<th>Feature Extractor</th>
<th>Train Size</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MNIST</td>
<td>784</td>
<td>10</td>
<td>Convolution</td>
<td>60,000</td>
<td>Handwritten Recognition [26], [27]</td>
</tr>
<tr>
<td>UCI HAR</td>
<td>561</td>
<td>12</td>
<td>Noise Filter</td>
<td>6,213</td>
<td>Activity Recognition/Mobile [28]</td>
</tr>
<tr>
<td>ISOLET</td>
<td>617</td>
<td>26</td>
<td>MFCC</td>
<td>6,238</td>
<td>Voice Recognition [29]</td>
</tr>
<tr>
<td>FACE</td>
<td>608</td>
<td>2</td>
<td>HOG</td>
<td>522,441</td>
<td>Face Recognition [30]</td>
</tr>
<tr>
<td>PAMAP</td>
<td>75</td>
<td>5</td>
<td>FFT</td>
<td>611,142</td>
<td>Activity Recognition/IMU [31]</td>
</tr>
</tbody>
</table>

We implement StocHD using both software and hardware support. In software, we developed a PyTorch-based library of Hyperdimensional computing, supporting all required computing and learning operations. In hardware, we design a cycle-accurate simulator based on PyTorch [23] that emulates StocHD functionality during classification. For hardware, we use HSPICE for circuit-level simulations to measure the energy consumption and performance of all the StocHD operations in 28nm technology. We used system Verilog and Synopsis Design Compiler [24] to implement and synthesize the StocHD controller. At the circuit-level, we simulate the cost of inter-tile communication, while in architecture, we model and evaluate intra-tile communications. StocHD works with any bipolar resistive technology, which is the most commonly used in existing NVMs. In order to have the highest similarity to commercially available 3D Xpoint, we adopt the memristor device with a VTEAM model [25].

We evaluate StocHD accuracy and efficiency on five popular datasets such as a large data that includes hundreds of thousands of facial data. Table I lists the workloads, their corresponding feature extractors, and dataset size.

B. StocHD Learning Accuracy

State-of-the-art Learning Algorithms: We compare StocHD classification accuracy with state-of-the-art learning algorithms, including Deep Neural Networks (DNN), Support Vector Machine (SVM), and AdaBoost. The DNN models are trained with Tensorflow, and we exploited the Scikit-learn library to train other ML algorithms. We exploit the grid search to identify the best hyper-parameters for each model. Our evaluation shows that StocHD provides comparable accuracy to other state-of-the-art algorithms (only 0.2% lower than DNN, and 1.5% and 1.8% higher than SVM and AdaBoost).

Baseline HDC Algorithms: We compare HDC classification accuracy in different configurations: (i) without feature extractor where learning directly happens over a raw data, (ii) with feature extractor running on original data, and (iii) using StocHD arithmetic computation to processed feature extraction. Our evaluation shows that HDC with no feature extraction provides, on average, 59% lower accuracy than HDC operating over extracted features. Revisiting the feature extractor with StocHD stochastic arithmetic can almost provide the same result as running feature extraction over original data. The quality of StocHD computation depends

C. StocHD Learning Efficiency

PIM & Feature Extraction: Figure 5 compares StocHD efficiency with the baseline HDC running on the proposed PIM platform. All results are normalized to execution time and energy consumption of the baseline HDC running on NVIDIA GTX 1080 GPU. In GPU, the feature extraction takes, on average, 72% of execution time and 77% of total learning energy consumption. As explained in Section V, our proposed PIM is an in-memory computing platform that can accelerate any tensor-based algorithms, including the feature extractors, listed in Table I. To accelerate feature extraction, PIM exploits high-precision arithmetic computation, such as addition and multiplication, that operates over original data representation. However, PIM is sequential and slow in supporting the high-precision arithmetic over traditional data. For example, for N-bit addition and multiplication, PIM requires $13N + 1$ and $13N^2 + 16N + 1$ NOR cycles, respectively. This makes our PIM platform less ideal to operate over traditional data, e.g., fixed point or floating-point representation.

StocHD Feature Extraction: Figure 6 shows the breakdown of the execution time in the baseline HDC and StocHD running on GPU and PIM platform. Our evaluation shows that the slowness of the PIM to support high-precision arithmetic further increases a portion that feature extractor from the total execution time (88% over all tested applications). In contrast, StocHD is an end-to-end HDC-based platform that speeds up the feature extraction by simplifying the arithmetic operation to highly parallel bitwise operations. The HDC arithmetic are extensively parallel and PIM friendly. For example, unlike multiplication in original space that performs bit-sequentially, PIM can implement StocHD stochastic multiplication with two AND operations over hypervectors. Our evaluation shows that StocHD using $D = 4,000$ provides $3.3 \times$ and $6.4 \times (52.3 \times$ and $143.5 \times)$ faster and higher energy efficiency as compared to baseline HDC running on the same PIM (GPU) platform.

Breakdown: Our evaluation on Figure 6 shows that StocHD not only reduces the cost of feature extractor but also diminishes the cost of the encoding module. In baseline HDC, the encoding requires an extra step for feature quantization and non-linear data mapping. In contrast, in StocHD, features are already in high-dimensional space. Therefore, a linear HDC encoding can aggregate the high-dimensional features extracted by our pre-processing method. Our evaluation shows
that StocHD reduces the performance overhead of the feature extractor and encoding to less than 7% and 4%, respectively. **Dimensionality:** Reducing the dimensionality improves StocHD computation efficiency. As Figure 5 shows, StocHD using \( D = 2,000 \) dimensions provides, on average, 4.2× and 8.1× (67.0× and 183.9×) faster and higher energy efficiency as compared to the baseline HDC running on PIM (GPU).

### D. StocHD Robustness

Many advanced technologies typically pose issues for hardware robustness [32]. One of the main advantages of StocHD is its high robustness to noise and failure in hardware. In StocHD, hypervectors are random and holographic with i.i.d. components. Each hypervector stores all the information across all its components so that no component is more responsible for storing any piece of information than another. This makes a hypervector robust against errors in its components. StocHD efficiency and robustness highly depend on the dimensionality and the precision of each hypervector element. StocHD devices are responsible for storing any piece of information than another.

**TABLE II:** Quality loss using noisy and low endurancé.

<table>
<thead>
<tr>
<th>Memory Error</th>
<th>1%</th>
<th>2%</th>
<th>5%</th>
<th>10%</th>
<th>15%</th>
</tr>
</thead>
<tbody>
<tr>
<td>Baseline HDC</td>
<td>1.1%</td>
<td>4.5%</td>
<td>9.3%</td>
<td>14.4%</td>
<td>27.3%</td>
</tr>
<tr>
<td>StocHD ( D = 4k )</td>
<td>0.0%</td>
<td>0.0%</td>
<td>0.3%</td>
<td>0.9%</td>
<td>2.1%</td>
</tr>
<tr>
<td>StocHD ( D = 1k )</td>
<td>0.0%</td>
<td>0.2%</td>
<td>0.8%</td>
<td>1.8%</td>
<td>3.4%</td>
</tr>
</tbody>
</table>

**Endurance Years**

<table>
<thead>
<tr>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Baseline HDC</td>
<td>0%</td>
<td>1.7%</td>
<td>4.1%</td>
<td>11.5%</td>
</tr>
<tr>
<td>StocHD ( D = 4k )</td>
<td>9.5%</td>
<td>0.5%</td>
<td>1.8%</td>
<td>2.4%</td>
</tr>
<tr>
<td>StocHD ( D = 0.5k )</td>
<td>0.0%</td>
<td>0.8%</td>
<td>1.6%</td>
<td>3.3%</td>
</tr>
</tbody>
</table>

**ACKNOWLEDGMENT**

This work was partially supported by Semiconductor Research Corporation Task No. 2988.001, Department of the Navy, Office of Naval Research, grant #N00014-21-1-2225, National Science Foundation grant 2019511, and Louisiana Board of Regents Support Fund LEQSF(2020-23)-RD-A-26.

**REFERENCES**